



PATENT ABSTRACTS OF JAPAN

(11) Publication number: **63070343 A**(43) Date of publication of application: **30.03.88**

(51) Int. Cl.

G06F 11/00**G06F 9/30**(21) Application number: **61215480**(71) Applicant: **MITSUBISHI ELECTRIC CORP**(22) Date of filing: **11.09.86**(72) Inventor: **MIZUGAKI SHIGEO**(54) **MICROCOMPUTER**

COPYRIGHT: (C)1988_JPO&Japio

(57) Abstract:

PURPOSE: To obtain a stable system with short runaway time in a sequentially decoding type microcomputer by a method wherein, when the computer receives an invalid instruction code which is not assigned yet, an instruction decoding part detects it and a malfunction correcting means initialize the computer.

CONSTITUTION: The microcomputer body 6 is constituted of instruction decoding gates 1, 2, 4 outputting '1' to instruction codes '1', '2', '4' respectively, an invalid instruction detecting gate 3 for outputting '1' to an invalid instruction code '3' and the instruction decoding part 5. In addition, a reset input 7 to be driven from an external, an OR logic element 8 to be a malfunction correcting means and an internal reset signal 9 to be an initializing signal for the body are connected to the body 6. Although the microcomputer executes normal operation for the codes other than the code '3', the code of the gate 3 is turned to '1' when malfunction is generated due to any cause and the code '3' is fetched, and the malfunction state is declared.

